About: Front Side Bus   Sponge Permalink

An Entity of Type : owl:Thing, within Data Space : 134.155.108.49:8890 associated with source dataset(s)

In personal computers, the Front Side Bus (FSB) is the bus that carries data between the CPU and the Northbridge. Depending on the processor used, some computers may also have a back side bus that connects the CPU to the cache. This bus and the cache connected to it are faster than accessing the system memory via the front side bus. The number of transfers per clock cycle is dependent on the technology used. For example, GTL+ performs 1 transfer/cycle, EV6 2 transfers/cycle, and AGTL+ 4 transfers/cycle. Intel calls the technique of four transfers per cycle Quad Pumping.

AttributesValues
rdfs:label
  • Front Side Bus
rdfs:comment
  • In personal computers, the Front Side Bus (FSB) is the bus that carries data between the CPU and the Northbridge. Depending on the processor used, some computers may also have a back side bus that connects the CPU to the cache. This bus and the cache connected to it are faster than accessing the system memory via the front side bus. The number of transfers per clock cycle is dependent on the technology used. For example, GTL+ performs 1 transfer/cycle, EV6 2 transfers/cycle, and AGTL+ 4 transfers/cycle. Intel calls the technique of four transfers per cycle Quad Pumping.
dcterms:subject
dbkwik:bmet/proper...iPageUsesTemplate
abstract
  • In personal computers, the Front Side Bus (FSB) is the bus that carries data between the CPU and the Northbridge. Depending on the processor used, some computers may also have a back side bus that connects the CPU to the cache. This bus and the cache connected to it are faster than accessing the system memory via the front side bus. The bandwidth or maximum theoretical throughput of the front side bus is determined by the product of the width of its data path, its clock frequency (cycles per second) and the number of data transfers it performs per clock cycle. For example, a 32-bit (4-byte) wide FSB operating at a frequency of 100 MHz that performs 4 transfers per cycle has a bandwidth of 1600 megabytes per second (MB/s). The number of transfers per clock cycle is dependent on the technology used. For example, GTL+ performs 1 transfer/cycle, EV6 2 transfers/cycle, and AGTL+ 4 transfers/cycle. Intel calls the technique of four transfers per cycle Quad Pumping. Many manufacturers today publish the speed of the FSB in megatransfers per second (MT/s), not the FSB clock frequency in megahertz (MHz). This is because the actual speed is determined by how many transfers can be performed each clock cycle as well as by the clock frequency. For example, if a motherboard (or processor) has a FSB clocked at 200 MHz and performs 4 transfers per clock cycle, the FSB is rated at 800 MT/s.
Alternative Linked Data Views: ODE     Raw Data in: CXML | CSV | RDF ( N-Triples N3/Turtle JSON XML ) | OData ( Atom JSON ) | Microdata ( JSON HTML) | JSON-LD    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 07.20.3217, on Linux (x86_64-pc-linux-gnu), Standard Edition
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2012 OpenLink Software